LIST	OF PRIOR	ART CIT	ATTY. DOCKET NO. INTEL-0059		APPLN. SERIAL NO. NEW / 7/748, 300			
	APPLI		APPLICANT(S) KyeHyung LEE et al.					
(PTO-1449)				FILING DATE December 31, 2003		GROUP 28/6		
	T DOCUMENTS	<del>````</del>	<del></del>	<del>-i</del>	<del></del>	<del></del>		
EXAMINER'S INITIALS	*PATENT NO. *ISSUE DATE 02/26/02		*INVENTOR NAME		CLASS	SUBCLASS		ING ATE
	0,331,191	02/26/02	Nair et al.		331	57		
		No.		The state of the	For the Market Control			
是 林 " 飯 张		U.S. PATE	NT APPLICA	TION:PUBLICATI	ONS .			
	*PATENT APPLN. PUB. NO.	*PUB. DATE	*APPLICANT		CLASS	SUBCLASS		
	東東峽區	1000年月	U.S. PATENT AF	PLICATIONS NOW	No.	eg ir s	我 "''	e (1)
	*APPLN, NO.	*FILING DATE	*INVENTOR		CLASS	SUBCLASS		
		2 6 -20	PEIGN PATEN	DOCUMENTS 4		7, 17	·	
EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY		CLASS	SUBCLASS	Trans Yes	
			-					
ATUEN			miles of the principle	era-Chrane space menocenses		in the second second	0	
(AN)	ART (including Author, Title, Date, Pertinent Pages, Publisher, Place of Publication, Etc.)  Noda et al. "AN ON-CHIP TIMING ADJUSTER WITH SUB-100-PS RESOLUTION FOR A HIGH- SPEED DRAM INTERFACE," 1998 Symposium on VLSI Circuits Digest of Technical Papers, pages 62-63							
and	John G. Maneatis "LOW-JITTER PROCESS-INDEPENDENT DLL AND PLL BASED ON SELF-BIASED TECHNIQUES," IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pages 1723-1732							
						·		
EXAMINER	7		[	DATE CONSIDER	ED 45	109/2005		